Multi-Pattern Lithography Economics and Killer Defect Economics

Time Period :2010'sRelevant Date :2010-02-05

Summary : Also known as DPT, or dual pattern technology, for exposing semiconductor wafers was stuck around 2010 because the CoO cost model led to a conclusion that DPT was too expensive. It was really a misapplication of CoO and better tools were needed. Going back to basics: MPT cost analysis needed to start with...

Click here to view full screen

Did EUV development cos ...

14 Jan 2010

Factoids from the edge: Some like to say that EUV development has cost more than ... ... See more

Are the foundries slowi ...

18 Jan 2013

Silicon mythology has it that node progression is predictable and constant. In r ... ... See more

Applied Materials' Prod ...

04 Jul 1998

The Chip Insider's review of Applied Materials' Producer at its introduction ... See more

Lam Research AutoEtch 4 ...

15 Jul 1981

Lam Research’s AutoEtch 480 was a landmark in the history of plasma etchers. ... ... See more

Copper Interconnect – ...

15 Jun 1998

The transition from aluminum to copper wiring in semiconductor process technolog ... ... See more

Nat Ceglio: EUV Pioneer

01 Jan 1988

Nat was one of the prime movers of EUV and without his perseverance, EUV may ne ... ... See more

IBM using 1X x-ray lith ...

27 Apr 1998

IBM is using 1X x-ray lithography to expose the gate level of 0.15 micron PowerP ... ... See more

1983 The Quality Revolu ...

13 Jun 1983

In 1983 the semiconductor equipment industry was coming out of a two-year slow-d ... ... See more

Making Silicon Commerci ...

15 Jun 1955

SEMI's Great Moments in Semiconductor History: In the mid-1950s. Dr. Henry W. Gu ... ... See more

Semiconductor Wafer Fab ...

12 Feb 2010

At ISSCC, someone predicted that fabs would soon cost $100B. Do you agree (we do ... ... See more