Multi-Pattern Lithography Economics and Killer Defect Economics

Time Period :2010'sRelevant Date :2010-02-05

Summary : Also known as DPT, or dual pattern technology, for exposing semiconductor wafers was stuck around 2010 because the CoO cost model led to a conclusion that DPT was too expensive. It was really a misapplication of CoO and better tools were needed. Going back to basics: MPT cost analysis needed to start with...

Click here to view full screen

Did EUV development cos ...

14 Jan 2010

Factoids from the edge: Some like to say that EUV development has cost more than ... ... See more

Are the foundries slowi ...

18 Jan 2013

Silicon mythology has it that node progression is predictable and constant. In r ... ... See more

Applied Materials' Prod ...

04 Jul 1998

The Chip Insider's review of Applied Materials' Producer at its introduction ... See more

Maskless Lithography: C ...

10 Nov 1977

IBM’s EL-1: a milestone in e-beam lithography ... See more

Applied Materials intro ...

01 Jul 1998

Applied Materials’ Producer marked an important turning point in the history o ... ... See more

Megafabs: Why they buil ...

17 Jan 2008

One of the most interesting questions to answer is why are Megafabs so popular? ... ... See more

Lam Research: the Early ...

30 Jun 1985

One of the most celebrated companies in the equipment industry, Lam was once a s ... ... See more

Nat Ceglio: EUV Pioneer

01 Jan 1988

Nat was one of the prime movers of EUV and without his perseverance, EUV may ne ... ... See more

Taiwan shifting from be ...

22 Sep 1998

System On Chip -SOC- began to emerge as the 90's came to a close and Taiwan's fo ... ... See more

How much 300mm Semicond ...

20 Mar 1998

300mm wafer development in the mid-90s failed as a silicon cycle downturn took t ... ... See more