Multi-Pattern Lithography Economics and Killer Defect Economics

Time Period :2010'sRelevant Date :2010-02-05

Summary : Also known as DPT, or dual pattern technology, for exposing semiconductor wafers was stuck around 2010 because the CoO cost model led to a conclusion that DPT was too expensive. It was really a misapplication of CoO and better tools were needed. Going back to basics: MPT cost analysis needed to start with...

Click here to view full screen

Did EUV development cos ...

14 Jan 2010

Factoids from the edge: Some like to say that EUV development has cost more than ... ... See more

Are the foundries slowi ...

18 Jan 2013

Silicon mythology has it that node progression is predictable and constant. In r ... ... See more

Maskless Lithography: C ...

10 Nov 1977

IBM’s EL-1: a milestone in e-beam lithography ... See more

Applied Materials intro ...

01 Jul 1998

Applied Materials’ Producer marked an important turning point in the history o ... ... See more

The 1st Cleanroom

24 Nov 1964

The cleanroom was invented in the early 1960s by Willis Whitfield, while working ... ... See more

VLSI - An Economist's V ...

15 Jan 1980

A Presentation Draft of The First Wafer Fab Cost Optimization Model1980 ... See more

Copper Interconnect – ...

15 Jun 1998

The transition from aluminum to copper wiring in semiconductor process technolog ... ... See more

Nat Ceglio: EUV Pioneer

01 Jan 1988

Nat was one of the prime movers of EUV and without his perseverance, EUV may ne ... ... See more

Taiwan shifting from be ...

22 Sep 1998

System On Chip -SOC- began to emerge as the 90's came to a close and Taiwan's fo ... ... See more

Semiconductor Wafer Fab ...

12 Feb 2010

At ISSCC, someone predicted that fabs would soon cost $100B. Do you agree (we do ... ... See more