Multi-Pattern Lithography Economics and Killer Defect Economics

Time Period :2010'sRelevant Date :2010-02-05

Summary : Also known as DPT, or dual pattern technology, for exposing semiconductor wafers was stuck around 2010 because the CoO cost model led to a conclusion that DPT was too expensive. It was really a misapplication of CoO and better tools were needed. Going back to basics: MPT cost analysis needed to start with...

Click here to view full screen

Did EUV development cos ...

14 Jan 2010

Factoids from the edge: Some like to say that EUV development has cost more than ... ... See more

Are the foundries slowi ...

18 Jan 2013

Silicon mythology has it that node progression is predictable and constant. In r ... ... See more

BEOL Origins | The Chip ...

15 Feb 1995

When Back End of the Line wafer processing was new and emergent. ... See more

VLSI - An Economist's V ...

15 Jan 1980

A Presentation Draft of The First Wafer Fab Cost Optimization Model1980 ... See more

Megafabs: Why they buil ...

17 Jan 2008

One of the most interesting questions to answer is why are Megafabs so popular? ... ... See more

Copper Interconnect – ...

15 Jun 1998

The transition from aluminum to copper wiring in semiconductor process technolog ... ... See more

300mm Semiconductor Waf ...

30 Jun 1998

All technology revolutions are not so easy. other than in 20:20 hindsight. The i ... ... See more

Nat Ceglio: EUV Pioneer

01 Jan 1988

Nat was one of the prime movers of EUV and without his perseverance, EUV may ne ... ... See more

1983 The Quality Revolu ...

13 Jun 1983

In 1983 the semiconductor equipment industry was coming out of a two-year slow-d ... ... See more

Taiwan shifting from be ...

22 Sep 1998

System On Chip -SOC- began to emerge as the 90's came to a close and Taiwan's fo ... ... See more