Remembering Haruo Matsuno of Advantest

Summary : Matsuno-san’s legacy will be his award-winning innovative strategy* to not immediately pare ‘duplicative’ resources but instead to re-task them to growing revenues; many analysts saw it as a wasteful no-integration integration process. But the market share gains proved he was right. Moreover, it inspired Advantest’s employees to reach further, as they could feel much more secure in their jobs

You may like this also:

Kumud Srinivasan
Kumud Srinivasan on Fab ...
04 Jun 2004
Kumud Srinivasan on Fab ...

Kumud Srinivasan, Director of Fab Automation, Intel discusses the status of Semi ...

Kumud Srinivasan, Director of Fab Automation, Intel discusses the status of Semiconductor Fab Automation at Intel in this 2004 interview. Find out where Intel was at the time and what it saw ahead in fab autom ... See more

Mark Jagiela
Open ATE Architectures ...
12 Aug 2003
Open ATE Architectures ...

Mark Jagiela, President of Teradyne's Semiconductor ATE Group, on the question o ...

Mark Jagiela, President of Teradyne's Semiconductor ATE Group, on the question of the benefits of Multiple Test Platforms over Open Architectures for semiconductor companies testing of ICs. The semiconductor in ... See more

Phil Ware
Semiconductor lithograp ...
22 Oct 2003
Semiconductor lithograp ...

Phil Ware and his views about the future of semiconductor lithography in 2003.

Phil Ware and his views about the future of semiconductor lithography in 2003. ... See more

Chandra Mouli
Intelligent Fab Automat ...
21 Mar 2006
Intelligent Fab Automat ...

Chandra Mouli: Director, Automated Manufacturing Technology, Intel: Intelligent ...

Chandra Mouli: Director, Automated Manufacturing Technology, Intel: Intelligent Fab Automation ... See more

Gary Patton
IBM’s 32nm Hi-K Chip ...
23 Apr 2008
IBM’s 32nm Hi-K Chip ...

Gary Patton: VP, Semiconductor Research and Development Center, IBM: IBM’s 32n ...

Gary Patton: VP, Semiconductor Research and Development Center, IBM: IBM’s 32nm Hi-K Chip Technology ... See more

Phil Ware
Lithography Panel 2008: ...
18 Nov 2008
Lithography Panel 2008: ...

Lithography Panel 2008: Phil Ware, Canon

Lithography Panel 2008: Phil Ware, Canon ... See more

Bill Arnold, Gene Fuller, ...
Semiconductor Lithograp ...
22 Oct 2003
Semiconductor Lithograp ...

Are Semiconductor Lithography Enhancing Technology options narrowing?

Are Semiconductor Lithography Enhancing Technology options narrowing? ... See more

Mike Mayberry
On Test | The Chip Hist ...
08 May 2006
On Test | The Chip Hist ...

Mike Mayberry: VP, Technology and Manufacturing Group, Director of Components Re ...

Mike Mayberry: VP, Technology and Manufacturing Group, Director of Components Research, Intel: On Test ... See more

Mark Jagiela
Teradyne joining consor ...
12 Aug 2003
Teradyne joining consor ...

Mark Jagiela, President of Teradyne Semi Group, on... Teradyne joining consortiu ...

Mark Jagiela, President of Teradyne Semi Group, on... Teradyne joining consortium? ... See more

Phil Ware
Lithography Panel 2006: ...
21 Dec 2006
Lithography Panel 2006: ...

Canon's Phil Ware discusses the issues surrounding the various lithography alter ...

Canon's Phil Ware discusses the issues surrounding the various lithography alternatives as nanochips plunge to dimensions of 32nm and below ... See more
  • Facebook Logo
  • Twitter Logo
  • Linkdin Logo
  • Youtube Logo

Access to and use of this Website is subject to TechInsights' Terms of Use (including Copyright Policy & Claims) and Privacy Policy. By accessing or using this Website you agree to TechInsights' Terms of Use (including Copyright Policy & Claims) and Privacy Policy.

Copyright © 2026 TechInsights Inc. All rights reserved.