STC Panel 2008: Q&A
1) How can STC mitigate the impact of a slowdown in semiconductors in 2008?
2) Comments on the recent mergers in ATE.
3) Is cost of test still a significant issue?
In this segment, Wilf Corrigan details the structural ingredients of the ASIC se ...
Semiconductors were starting to become big business by the mid-sixties. Assembly ...
Mark Jagiela, President of Teradyne's Semiconductor ATE Group, on what will be t ...
Ed Segal was honored for his establishment of a global representative organizati ...
If you spend anytime researching Silicon Valley, you will find the name Robert N ...
Yan Borodovsky discusses DFM and Computational Lithography at Intel in historic ...
Anantha Sethuraman: CEO of DFMSim: Introducing DFMSim
Lithography Panel 2008: Andrew Hazelton, Nikon
Nippon Mining & Metals: Daisuke Oka, Strategic Account Manager & Intel: Mike Gol ...
Chandra Mouli: Director, Automated Manufacturing Technology, Intel: Enabling Int ...
Copyright © 2018 VLSI Research Inc. All rights reserved.