STC Panel 2008: Q&A
1) How can STC mitigate the impact of a slowdown in semiconductors in 2008?
2) Comments on the recent mergers in ATE.
3) Is cost of test still a significant issue?
Mark Bohr: Senior Fellow and Director of Process Architecture & Integration, Int ...
Barry Rapozo was honored for the establishment of selling processes in wafer fab ...
Hans Stork discusses trends in the level of customer involvement during technolo ...
Gary Heerssen, AMD's Senior Vice President of Corporate Manufacturing, passed aw ...
Paul Otellini was the first to pass from the semiconductor industry’s second g ...
Brian M. Krzanich: VP & GM of Manufacturing & Supply Chain, Intel: Manufacturing ...
Scott Kulicke, discusses the challenges going forward in semiconductor packaging ...
Lithography Panel 2007: Gene Fuller, Nikon
Keith Lee: President & CEO of Advantest America: Audience Q&A
Test Panel: F. Bode, Bode Enterprises on... Open Architecture
Access to and use of this Website is subject to TechInsights' Terms of Use (including Copyright Policy & Claims) and Privacy Policy. By accessing or using this Website you agree to TechInsights' Terms of Use (including Copyright Policy & Claims) and Privacy Policy.
Copyright © 2026 TechInsights Inc. All rights reserved.