

transistor DRAM cell, since higher capacitance was required to reduce the soft errors due to noise electrons generated by alpha particles from the package materials of the chip, cosmic rays and other noise sources [44]; a dual dielectric for the charge storage capacitor, utilizing the higher dielectric constant of silicon nitride formed by chemical vapor deposition (CVD) on thermally grown silicon dioxide to enhance the composite storage medium's dielectric constant and to reduce pinholes in the thinner silicon dioxide (not all DRAM manufacturers utilized this option); plasma etch technology to produce steeper walls or trenches to reduce tapered structures which take up silicon real estate (chip area) and an optical wafer stepper to reduce the design rules from three to less than two microns. Rideout [296] and Chatterjee [299] have also reviewed these DRAM advances.

The 256K DRAM further reduced the design rule to the 1.5-2 μm range and introduced refractory metal silicides to reduce the interconnect wiring delay [44] and aluminum metal for double and triple polysilicon technologies. The M-bit DRAM era, initially a shrink of the original 2 μm 256K DRAM design, approached 1 μm design rules (see Table 2); more importantly, however, was the introduction of two three-dimensional (3-D) trench charge storage capacitors (see Figures 9 and 10). Sah has noted that the goal of these 3-D capacitor designs was to reduce the planar area of the storage capacitor while maintaining the storage capacitance at more than 32 fF to hold more than 10^6 electrons at a V_{DD} of 5V to limit soft errors [44]. In the stack capacitor design, multilayers of conductors (poly Si or Al) and insulators (silicon dioxide and silicon nitride) are stacked on top of the pass transistor. In the trench capacitor design, a trench is etched in the silicon and an MOS storage capacitor is fabricated in the trench, adjacent to the pass transistor which remains on the planar surface. In this

case, the trench depth is about 10 μm and the spatial area is about 6-9 μm^2 . Chatterjee and colleagues at Texas Instruments introduced a structure which placed the pass transistor inside the trench to further conserve silicon real estate [300,301].

The 4M DRAM era introduced the sub-micron design rule regime at 0.8 μm with 3-D storage capacitors. The types and features of storage cell designs have subsequently proliferated [44,302,303]. The decreasing design rules result in higher speed and reduced power-delay product as a result of lower capacitance and current [44]. The power-delay product is additionally reduced by reducing V_{DD} [44].

The DRAM became the test vehicle par excellence to advance the silicon IC process technology because of its repetitive memory structure. In more recent years, however, especially after the U.S. makers retreated from a significant position in the manufacture of DRAMS, their expertise in the fabrication of microprocessors has propelled the logic and microprocessor family as test vehicle drivers. Nevertheless, the DRAM continues to drive the extendibility of personal computers (PCs) vis-à-vis the memory content.

Integrated Circuit Scaling

Gordon Moore's remarkably prescient assessment of memory component growth in 1965, initially based on bipolar and then MOS memory density, observed that a semilog graph of the number of bits on a memory IC versus the date of initial availability was a straight line, representing almost a doubling per year [50-53]. Accordingly, a quadrupling was deduced every two years (consistent with the needs of the system houses) and subsequently modified to ≈ 3 years around the mid-later 1970s and currently taken as 3-4 years based on a 1995 assessment [53]. This analysis became enshrined as




Figure 9. One Mbit CMOS DRAM chip, courtesy of Texas Instruments Incorporated.

Moore's law and became the productivity criterion by which the IC industry grew at $\approx 16\%$ compound annual growth rate (CAGR), facilitated by the availability of larger-diameter silicon single crystals to support the requisite larger chip sizes.

achieved. The cost effectiveness of international standards for emerging technologies such as SOI and 300 mm diameter wafers, in conjunction with the cost-effective production of ICs, such as computer-based design for manufacturability, will offer




Figure 10. 16 Mbit DRAM cell, courtesy of Texas Instruments Incorporated.

The phenomenal growth of the IC industry, achieved by staying on the “productivity learning curve,” continues to be the gauge by which the industry is measured [55,304]. This is evidenced by the cost per bit or logic function historically declining at $\approx 16\%$ CAGR for the past several decades. This growth has been fueled by four factors; shrinking lithographic design rules, yield improvements, increased equipment utilization and larger wafer diameter. The largest opportunity growth factor to maintain the IC productivity engine and continue on the productivity curve as described by Moore's law appears to be increased equipment effectiveness; that is, the percentage of time the equipment is adding value to the wafer. The largest challenge to maintaining the productivity curve, however, may be the enormous financial infrastructure required, rather than technological limits to chip density. In that regard, business and manufacturing ideas will become increasingly important to ensure that the long-term productivity growth of the semiconductor industry maintains its growth near historical levels for the next ten years. More than just monitoring productivity, whether by staying on the productivity curve or increasing manufacturing effectiveness, however, is required. Rather, modeling productivity—the identification of new productivity measures—is required [56]. Global specifications, metrology and standards, in addition to CoO opportunities discussed earlier, are important mechanisms to ensure the marketplace reality of the ITRS roadmap trends, based on Moore's law, is

significant opportunities for an improved quality of life for the world's citizens. An even greater challenge to maintaining the productivity curve, however, may be the enormous financial infrastructure required, rather than technological limits to chip density [7,305]. This more recent development, regarding the escalating cost of building the IC fabrication facility, has been described, somewhat erroneously, as Moore's second law [306]. Indeed, a state-of-the-art IC fab producing 65 nm physical gate length MOSFET ICs (130 nm technology generation) is about \$2.5B (U.S.). The financial investment for implementation of the 300 mm and 450 mm wafer eras will certainly exacerbate this concern. Accordingly, ingenious engineering advancements to ensure the requisite number of chips per wafer (currently 200 mm in mainstream manufacturing) without introducing the next wafer diameter size, (i.e., 300 mm and, eventually, 450 mm) with the requisite increased chip performance, continues unabated. Nevertheless, the onset of the 300 mm era has begun for those IC manufacturers who anticipate a distinct cost advantage in going to the larger diameter wafer.

Device scaling has been the engine driving this revolution, based in large part on Robert Dennard's one-transistor memory cell introduced in 1968 [45]. The one-transistor/one-capacitor (1T) cell, in conjunction with the scaling methodology introduced by Dennard et al. in 1974 [46-49] (i.e., reduction in design rules without compromising the current-voltage characteristics) established the paradigm by

which enhanced scaling has progressed and facilitated the explosive growth and applications of the MOSFET IC. The original scaling methodology, based on constant electric field scaling principles, was generalized in 1984 to allow the voltage to be scaled less rapidly than the dimensions by increasing the electric field (with its own scaling factor) [46-49] (see Table 3). Major scaling contributions have

same, even if the field ϵ_f increases, and that the threshold voltage, V_t , is scaled down by the same factor as the applied voltage, V_{DD} . The active power for a given circuit scales as $\epsilon^2/\alpha_d\alpha_w$ while the power density scales as $\epsilon^2/\alpha_w/\alpha_d$, assuming that the clock frequency does indeed increase by α_d and that the same circuit designs are used.”

Table 3: Generalized Scaling Approach [49]. Reproduced by permission of The Electrochemical Society, Inc.

| Physical Parameter | Generalized Scaling Factor |
|--------------------------|----------------------------------|
| Channel length, L | $1/\alpha_d$ |
| Gate insulator, T_{OX} | $1/\alpha_d$ |
| Voltage, V | ϵ / α_d |
| Wiring width | $1/\alpha_w$ |
| Channel width, W | $1/\alpha_w$ |
| Circuit speed (goal) | α_d |
| Circuit power | $\epsilon^2 / \alpha_d \alpha_w$ |

occurred in the reductions of gate dielectric thickness, physical gate length and extension junction depth, as discussed by Dennard and colleagues via constant electric-field scaling and, subsequently, constant voltage scaling [47-49]. Dennard has recently summarized several aspects of the generalized scaling relationships [49]:

“The original constant-electric-field scaling principles which we introduced in the early 1970’s were generalized in the 1980’s to allow voltages to be scaled less rapidly than dimensions by increasing the electric field, which has its own scaling factor ϵ [47-49]. Another generalization can be made by allowing some basic device parameters and the interconnecting wire dimensions to be scaled down by different factors.

With these changes, our current view of scaling is shown in Table 3. Most device physical dimensions are divided by a factor of α_d and the voltage is scaled down by α_d but multiplied by the factor ϵ , as discussed above. The wiring dimensions and the device width are divided by a factor α_w . A reasonable goal is to increase the circuit speed by a factor α_d , which assumes that the average carrier velocity remains about the

Evolving Directions

The gate dielectric thickness, physical gate length and extension junction depth parameters were empirically related in 1980 by Simon Sze and colleagues [307] to ensure the retention of long-channel behavior (i.e., no short-channel effects, such as V_t roll-off). For example, consider the scaling of the Kbit DRAM from the early 1970s (4K DRAM) to today’s leadership, high-performance MPU part appropriate for the 90 nm technology generation in 2003 [55]. The SiO_2 gate dielectric has decreased from the range of about 50-100 nm for the 4K DRAM to an anticipated value of about 1.2 nm oxide equivalent thickness (EOT) for the MPU part [55]. Likewise, the physical gate length has decreased from 7.5 μm for the 4K DRAM to a physical gate length of about 45 nm for the MPU part at the 90 nm technology generation [55]. Finally, the junction depth has decreased from several microns for the 4K DRAM to about 20 nm for the extension junction depth for the MPU part at the 90 nm technology generation [55]. In a related fashion, the critical figure of merit for transistor speed, CV/I , has become less than one psec for an NMOSFET and typically approaching one psec (or slightly less) for a PMOSFET, as the MOS physical gate length has decreased from 30 nm to 10 nm, the latter dimension being appropriate for the 64G DRAM and 9 G high-

performance logic era in 2016 [55]. It is anticipated that the “silicon age” of IC microelectronics has a sufficiently robust, but challenging future.

Scaling of the gate dielectric SiO₂ to the sub-2 nm regime, however, has exacerbated the occurrence of direct tunneling [308,309] as described by Yuan Taur and colleagues. An extensive global effort is in progress by numerous personnel [310-315] to identify an alternative, high-dielectric constant material to circumvent the gate dielectric direct tunneling leakage current when the silicon oxynitride gate dielectric physical thickness is less than about 1.2 nm for high performance microprocessors, including the relevant diagnostic techniques [8]. Additionally, the importance of gate electrodes (eventually requiring dual metal gates with differing work functions for CMOS optimization or a single, tunable work function metal) and the issues of incorporating the gate stack into an integrated, conventional planar, initially poly electrode, IC process flow has been noted [315]. Al Tasch has clarified the role of the quantum confinement effect in silicon in increasing the effective dielectric thickness of a MOSFET in inversion [316], which cannot be avoided as compared to the poly-depletion effect in the polysilicon gate electrode, which can be negated by utilizing metal gate electrodes. In that regard, the dual metal system with differing work functions is under consideration as the gate electrodes for optimal CMOS performance [55].

Concurrently, a host of studies are in progress to identify an ultrashallow junction fabrication methodology consonant with the sub-90 nm technology generations [55,317]. These studies may be grouped under the classification as classical CMOS structures. On the other hand, a plethora of non-classical CMOS devices are under consideration wherein a unique combination of materials and/or device structural configurations may differ from the conventional or classical planar CMOS structure [55,57]. Of particular importance is the assessment of alternate channels for enhancement of the n- and p-channel mobility, ranging from strained silicon on unstrained Si-Ge on SOI, silicon-germanium on silicon and a host of alternative vertical transistor structural configurations [318,319] as well as the semi-ballistic transistor [320].

Accordingly, silicon MOSFET’s may be expected to scale in an essentially predictable manner from the present state-of-the-art 90 nm technology generation (MPU physical gate length of 45 nm) to the 22 nm technology generation (MPU physical gate length of 9 nm) [55]. Concurrently, the IC industry has continually seen that the ingenuity of device and process engineers to develop unique device geometries, from the early DRAM era [44] and, more recently, non-classical CMOS devices including

vertical transistor configurations or double-gate structures utilizing SOI as appropriate, novel process technologies and models to guide further development may be more influential to IC growth and device performance than might be inferred from the extrapolation of today’s art [57,321,322] and may offer significant unforeseen opportunities. The ubiquitous applicability of Si technology in the information revolution, touching numerous aspects of the lives of the worlds’ citizens, however, may not necessarily require the state-of-the-art technologies in all applications [7,8]. It is unlikely, moreover, that the present worldwide silicon infrastructure will be regenerated to support a silicon successor [323]. Accordingly, silicon technology is expected to continue as the most powerful driver of the information age for at least the next 100 years, albeit in conjunction with complementary, alternative device structures.

ACKNOWLEDGEMENTS

This manuscript is dedicated to Dr. Gordon K. Teal (1908–2003). The author appreciates discussions and/or critiques of an original version of this manuscript by Kenneth Bean, W. Murray Bullis, Bob Dennard, Jim (James M.) Early, Nick Holonyak, John L. Moll, Walter Runyan, Dieter Schroder, and Frederick Seitz.

REFERENCES

- [1] J. Bardeen and W. H. Brattain, The Transistor, A Semiconductor Triode, *Phys. Rev.*, **74**, 230-231 (1948)
- [2] W.H. Brattain and J. Bardeen, Nature of The Forward Current in Germanium Point Contacts, *Phys. Rev.*, **74**, 231-232 (1948)
- [3] H.R. Huff, John Bardeen and Transistor Physics, *Characterization and Metrology for ULSI Technology, 2000 International Conference*, editors), 3-29 (2001), AIP Press
- [4] I. Ross, The Invention of The Transistor, *Proc. IEEE*, **86**, 7-28 (1998)
- [5] I. Ross, The Foundation of The Silicon Age, *Physics Today*, Dec, 34-39 (1997)
- [6] G.K. Teal, W.R. Runyan, K.E. Bean and H.R. Huff, Semiconductor Materials in "Materials and Processes, Part A: Materials," (3rd ed.), 219-312 (1985), Marcel Dekker, Inc.
- [7] H.R. Huff, Twentieth Century Silicon Microelectronics, *ULSI Science and Technology/1997*, ECS **PV 97-3**, 53-117 (1997)
- [8] H.R. Huff, An Electronics Division Retrospective (1952-2002) and Future Opportunities in the Twenty-First Century, *J. Electrochem. Soc.*, **149**, S35-S58 (2002)

- [9] C.J. Frosch and L. Derick, Surface Protection and Selective Masking During Diffusion in Silicon, *J. Electrochem. Soc.*, **104**, 547-552 (1957)
- [10] C.J. Frosch, Silicon Diffusion Technology, *Transistor Technology*, **III**, (edited by F.J. Bondi) 90-99 (1958)
- [11] M.M. Atalla, E. Tannenbaum and E.J. Scheibner, Stabilization of Silicon Surfaces by Thermally Grown Oxides, *Bell Syst. Tech. J.*, **38**, 749-783 (1959)
- [12] J.A. Hoerni, Planar Silicon Transistors and Diodes, IRE Electron Dev. Mtg., Wash., D.C., Oct, 1960
- [13] J.A. Hoerni, Planar Silicon Devices and Transistors, *Trans. Electron Devices*, **ED-8**, 178 (1961)
- [14] V.H. Grinich and J.A. Hoerni, The Planar Transistor Family, Colloque International sur les Dispositifs Semiconductors, Paris, Feb. 1961
- [15] J. A. Hoerni, Method of Manufacturing Semiconductor Devices, U.S. Patent No. 3,025,589, Filed May 1, 1959, Issued March 20, 1962
- [16] W.A. Adcock, Silicon Devices and The Future, *Semiconductor Silicon/1969*, (edited by R.R. Haberecht and E.L. Kern), 36-54, (1969), The Electrochemical Society, Inc., Pennington, N.J. 08540
- [17] G.E. Moore, Introduction in *Beyond Imagination*, Semiconductor Industry Association, San Jose, CA (2002)
- [18] J.L. Moll, Fifty Years of The Transistor: The Beginning of Silicon Technology, 1997 Symposium on VLSI Circuits, 5-8 (1997)
- [19] J.L. Moll, M. Tanenbaum, J.M. Goldey and N. Holonyak, P-N-P-N Transistor Switches, *Proc. IRE*, **44**, 1174-1182 (1956)
- [20] N. Holonyak, Jr., Silicon p-n-p-n Switches and Controlled Resistors [Thyristor], *IEEE Trans. Power Electronics*, **16**, 8-16 (2001)
- [21] R.M. Warner, Jr., Microelectronics: Its Unusual Origin and Personality, *IEEE Trans. Electron Devices*, **ED-48**, 2457-2467 (2001)
- [22] N. Holonyak, Diffused Silicon Transistors and Switches (1954-55): The Beginning of Integrated Circuit Technology, (manuscript to be published in *ULSI Process Integration – III*, ECS, April 2003)
- [23] B.E. Deal and A.S. Grove, General Relationship For The Thermal Oxidation of Silicon, *J. Appl. Phys.*, **36**, 3770-3778 (1965)
- [24] B.E. Deal, M. Sklar, A.S. Grove and E.H. Snow, Characteristics of The Surface-State Charge (Q_{ss}) of Thermally Oxidized Silicon, *J. Electrochem. Soc.*, **114**, 266-274 (1967)
- [25] B.E. Deal, E.L. MacKenna and P.L. Castro, Characteristics of Fast Surface States associated with SiO_2 -Si and Si_3N_4 - SiO_2 -Si Structures, *J. Electrochem. Soc.*, **116**, 997-1005 (1969)
- [26] B.E. Deal, Charge Effects and Other Properties of the Si- SiO_2 Interface: The Current Understanding, *Semiconductor Silicon/77*, 276-296 (1977) (edited by H.R. Huff and E. Sirtl)
- [27] B.E. Deal, Standardized Terminology for Oxide Charges Associated With Thermally Oxidized Silicon, *J. Electrochem. Soc.*, **127**, 979-981 (1980)
- [28] J.R. Davis, *Instabilities in MOS Devices*, (1981), Gordon and Breach, NY
- [29] S.A. Schwarz and M.J. Schulz, Characterization of the Si- SiO_2 Interface, *VLSI Electronics, Microstructure Science*, **10**, 29-77 (1985) (edited by N.G. Einspruch and R.S. Bauer), Academic Press, Inc., Orlando, FL
- [30] B.E. Deal, Highlights of Silicon Thermal Oxidation Technology, *Semiconductor Silicon/1998*, ECS **PV 98-1**, 179-199 (1998)
- [31] P. Balk, Effects of Hydrogen Annealing on Silicon Surfaces, Electrochemical Society Extended Abstracts of Electronics Division, **14**, No.1, Abst. 109, 237-240 (May, 1965), also abstracted in *J. Electrochem. Soc.*, **112**, abst. 109, p.69C, (1965)
- [32] P. Balk, Low Temperature Annealing in The Al- SiO_2 -Si System, Electrochemical Society Extended Abstracts of Electronics Division, **14**, No.2, Abst. 111, 29-32 (Oct., 1965), also abstracted in *J. Electrochem. Soc.*, **112**, abst. 111, p.185C, (1965)
- [33] J.S. Kilby, Miniaturized Electronic Circuits, U.S. Patent No. 3,138,743, Filed February 6, 1959, Issued June 23, 1964
- [34] J.S. Kilby, Invention of The Integrated Circuit, *IEEE Trans. Electron Devices*, **ED-23**, 648-654 (1976)
- [35] J.S. Kilby, Origins of The Integrated Circuit, *Semiconductor Silicon/1998*, ECS **PV 98-1**, 342-349 (1998)
- [36] J.S. Kilby, The Electrical Century: The Integrated Circuit's Early History, *Proc. IEEE*, **88**, 109-111 (2000)
- [37] R.N. Noyce, Semiconductor Device-And-Lead Structure, U.S. Patent No. 2,981, 877, Filed July 30, 1959, Issued April 25, 1961
- [38] R.N. Noyce, Large-Scale Integration: What is Yet to Come?, *Science*, **195**, 1102-1106 (1977)
- [39] R.N. Noyce, Microelectronics, *Scientific American*, **237**, No.3, 62-69(1977)
- [40] R.N. Noyce and M.E. Hoff, Jr., A History of Microprocessor Development at Intel, *IEEE Micro.*, 8-22, Feb, 1981
- [41] M.S. Malone, *The Microprocessor: A Biography*, 1995, Springer-Verlag, NY
- [42] M.R. Betker, J.S. Fernando and S.P. Whalen, The History of the Microprocessor, *Bell Labs Tech. Journal*, **2**, No.4, 29-56 (1997)
- [43] W.R. Runyan and K.E. Bean, *Semiconductor Integrated Circuit Processing Technology*, (1990), Addison Wesley

- [44] C.-T. Sah, Evolution of the MOS Transistor—From Conception to VLSI, Proc. IEEE, **76**, 1280-1326 (1988)
- [45] R.H. Dennard, Field-Effect Transistor Memory, U.S. Patent No. 3,387,286, Issued 1968
- [46] R.H. Dennard, F.H. Gaensslen, H.-N. Yu, V.L. Rideout, E. Bassous and A.R. LeBlanc, Design of Ion-Implanted MOSFET's With Very Small Physical Dimensions, IEEE J. Solid-State Circuits, **SC-9**, 256-268 (1974)
- [47] G. Baccarani, M. Wordeman and R.H. Dennard, Generalized Scaling Theory and Its Application to a ¼ Micrometer MOSFET Design, IEEE Trans Electron Dev., **ED-31**, 452-462 (1984)
- [48] R.H. Dennard, Evolution of The MOSFET Dynamic RAM—A Personal View, IEEE Trans. Electron Dev., **ED-31**, 1549-1555 (1984)
- [49] R.H. Dennard, Scaling Challenges For DRAM and Microprocessors in The 21st Century, *ULSI Science and Technology/1997*, ECS **PV 97-3**, 519-532 (1997)
- [50] G.E. Moore, The Future of Integrated Electronics, Fairchild Report (1964)
- [51] G.E. Moore, Cramming More Components Onto Integrated Circuits, Electronics, **38**, No. 8, 114-117 (1965)
- [52] G.E. Moore, Progress in Digital Integrated Electronics, IEDM, 11-13 (1975)
- [53] G.E. Moore, Lithography and The Future of Moore's Law, SPIE **2438**, 2-17 (1995)
- [54] P. Gargini, The 2002 International Technology Roadmap for Semiconductors (ITRS), *Semiconductor Silicon/2002*, ECS **PV 2002-1**, 5-19 (2002)
- [55] Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 2001 Edition, Austin, TX: International SEMATECH, 2001. (This is available for viewing and printing from the Internet, with the following URL: <http://public.itrs.net>).
- [56] R. Goodall, D. Fandel, A. Allan, P. Landler and H.R. Huff, Long-Term Productivity Mechanisms of The Semiconductor Industry, *Semiconductor Silicon/2002*, ECS **PV 2002-1**, 125-143 (2002)
- [57] P.M. Zeitzoff, J. A. Hutchby and H.R. Huff, MOSFET and Front-End Process Integration: Scaling Trends, Challenges and Potential Solutions Through The End of The Roadmap, to be published in *International Journal of High Speed Electronics and Systems* (2002)
- [58] G.K. Teal, Single Crystals of Germanium and Silicon (Basic to The Transistor and Integrated Circuit), IEEE Trans. Electron Devices, **ED-23**, 621-639 (1976)
- [59] W. Shockley, The Theory of p-n Junctions in Semiconductors and p-n Junction Transistors, Bell System Tech. J., **28**, 435-489 (1949)
- [60] W. Shockley, *Electrons & Holes in Semiconductors*, (1950), D. Van Nostrand Company, Inc.
- [61] W. Shockley, The Invention of The Transistor —“An Example of Creative-Failure Methodology,” *National Bureau of Standards Special Publication 388, Proceedings on The Public Need and The Role of The Inventor*, June 11-14, 1973, Monterey, Calif., 47-89 (1974), also published in *Semiconductor Silicon/1998*, ECS **PV 98-1**, 26-68 (1998)
- [62] W. Shockley, The Path to The Conception of The Junction Transistor, IEEE Trans. Electron Devices, **ED-23**, 597-620 (1976), re-printed in **ED-31**, 1523-1546 (1984)
- [63] G.K. Teal and J.B. Little, Growth of Germanium Single Crystals, Phys. Rev., **78**, 647 (1950)
- [64] G.K. Teal, M. Sparks and E. Buehler, Growth of Germanium Single Crystals Containing P-N Junctions, Phys. Rev., **81**, 637 (1951)
- [65] F.S. Goucher, G.L. Pearson, M. Sparks, G.K. Teal and W. Shockley, Theory and Experiment for a Germanium P-N Junction, Phys. Rev. **81**, 638 (1951)
- [66] W. Shockley, M. Sparks and G.K. Teal, P-N Junction Transistors, Phys. Rev., **83**, 151-162 (1951)
- [67] G.K. Teal and E. Buehler, Growth of Silicon Single Crystals and of Single Crystal Silicon P-N Junctions, Phys. Rev., **87**, 190 (1952)
- [68] G.K. Teal, Germanium and Silicon Single Crystals, Phys. Rev., **87**, 221 (1952)
- [69] M. Riordan and L. Hoddeson, *Crystal Fire: The Birth of The Information Age*, (1997), W.W. Norton and Company, Inc.
- [70] Private discussion between W. Shockley and H.R. Huff, Spring, 1985
- [71] G.L. Pearson and J. Bardeen, Electrical Properties of Pure Silicon and Silicon Alloys Containing Boron and Phosphorus, Phys. Rev., **75**, 865-883 (1949)
- [72] E.M. Conwell and V.F. Weisskopf, Theory of Impurity Scattering in Semiconductors, Phys. Rev., **77**, 388-390 (1950)
- [73] P. Debye and E. Conwell, Mobility of Electrons in Germanium, Phys. Rev., **87**, 1131-1132 (1952)
- [74] F.J. Morin and J.P. Maita, Conductivity and Hall Effect in The Intrinsic Range of Germanium, Phys. Rev., **94**, 1525-1529 (1954)
- [75] F.J. Morin and J.P. Maita, Electrical Properties of Silicon Containing Arsenic and Boron, Phys. Rev., **96**, 28-35 (1954)
- [76] J.C. Irvin, Resistivity of Bulk Silicon and of Diffused Layers in Silicon, Bell Syst. Tech. J., **41**, 387-412 (1962)
- [77] W.R. Thurber, R.L. Mattiss, Y.M. Liu and J.J. Filliben, J. Electrochem. Soc., **127**, 1807-1812 (1980)
- [78] W.R. Thurber, R.L. Mattiss, Y.M. Liu and J.J. Filliben, J. Electrochem. Soc., **127**, 2291-2294 (1980)

- [79] G.K. Teal, Chapter 4, Germanium Single Crystals: Introduction in "Transistor Technology," **1**, 69-78, see p.71, (1952), Bell Telephone Laboratories and Western Electric Company (1952)
- [80] G.K. Teal, Chapter 4, Preparation of Germanium Single Crystals by the Pulling Method: Introduction in "Transistor Technology," **1**, (edited by H.E. Bridgers, J.H. Scaff and J.N. Shive) 69-78, see p.71, (1958), D. Van Nostrand Company, Inc., New York
- [81] G.K. Teal, Reflections on Early Germanium and Silicon Single Crystal Research, IEEE International Electron Devices Meeting, **12**, (1968)
- [82] W.R. Runyan, *Silicon Semiconductor Technology*, (1965), McGraw-Hill Book Co., New York
- [83] W. Zulehner and D. Huber, Czochralski-Grown Silicon, *Crystals, Growth, Properties and Applications*, **8**, 1-143, Springer-Verlag (1982)
- [84] T. Abe, Crystal Fabrication, *VLSI Electronics: Microstructure Science*, **12**, 3-61 (1985), (N.G. Einspruch and H.R. Huff, editors), Academic Press Inc., Orlando, FL
- [85] J. Czochralski, Measuring The Velocity of Crystallization of Metals, *Zeits. Phys. Chem.*, **92**, 219-221 (1917)
- [86] W.R. Runyan and H.R. Huff, Semiconductor Materials, *Encyclopedia of Chemical Processing and Design*, (edited by J.J. McKetta), **49**, 340-365 (1994)
- [87] W. Shockley, Problems Related to p-n Junctions in Silicon, *Solid-State Electronics*, **2**, 35-67 (1961)
- [88] W. Shockley, G.L. Pearson and J.R. Haynes, Hole Injection in Germanium – Quantitative Studies and Filamentary Transistors, *Bell Syst. Tech. J.*, **28**, 344-366 (1949)
- [89] J.R. Haynes and W. Shockley, Investigation of Hole Injection in Transistor Action, *Phys. Rev.*, **75**, 691(1949)
- [90] J.R. Haynes and W. Shockley, The Mobility and Life of Injected Holes and Electrons in Germanium, *Phys. Rev.*, **81**, 835-843 (1951)
- [91] J.R. Haynes and W.C. Westphal, The Drift Mobility of Electrons in Silicon, *Phys. Rev.*, **85**, 680 (1952)
- [92] [92] K.B. McAfee and G.L. Pearson, The Electrical Properties of Silicon P-N Junctions Grown From the Melt, *Phys. Rev.*, **87**, 190 (1952)
- [93] G.K. Teal, U.S. Patent No. 2,727,840, Filed June 15, 1950, Issued Dec. 20, 1955
- [94] F. Seitz and N.G. Einspruch, The Tangled History of Silicon in Electronics, *Semiconductor Silicon/1998*, ECS **PV 98-1**, 69-98 (1998)
- [95] F. Seitz and N.G. Einspruch, *Electronic Genie: The Tangled History of Silicon*, Univ. of Illinois Press (1985)
- [96] E. Spenke, History and *Future Needs in Silicon Technology*, *Semiconductor Silicon/1969*, 1-35 (1969)
- [97] F. Seitz, D. Turnbull and H. Ehrenreich, *Solid State Physics – Advances in Research and Applications*, Academic Press Inc., Orlando, FL
- [98] N.G. Einspruch, *VLSI Electronics Microstructure Science*, Academic Press Inc., Orlando, FL
- [99] R.G. Hibberd, Transistors and Associated Devices: A Review of Progress, *Proc. Inst. Elect. Engr.*, **106B**, 264-278 (1959)
- [100] A. Goldstein, Finding The Right Material: Gordon Teal as Inventor and Manager, *Sparks of Genius: Portraits of Electrical Engineering* (edited by F. Nebeker), 93-126 (1993), IEEE Press, NY
- [101] M. Riordan and L. Hoddeson, Minority Carriers and the First Two Transistors, 1-33, especially p. 21-22, *Facets: New Perspectives on the History of Semiconductors*, edited by A. Goldstein and W. Aspray (1997), IEEE Press, NY
- [102] W.G. Pfann, Principles of Zone-Melting, *Trans AIME* **194**, 747-753 (1952)
- [103] W.G. Pfann, *Zone Melting*, 2nd ed., (1966), John Wiley & Sons
- [104] W.G. Pfann, The Semiconductor Revolution, *J. Electrochem. Soc.*, **121**, 9C-18C (1974)
- [105] K. Morizane, A.F. Witt and H.C. Gatos, Impurity Distribution in Single Crystals, III. Impurity Heterogeneities in Single Crystals Rotated During Pulling From The Melt, *J. Electrochem. Soc.*, **114**, 738-742 (1967)
- [106] J.A. Burton, R.C. Prim and W.P. Slichter, The Distribution of Solute in Crystals Grown From The Melt. Part I. Theoretical, *J. Chem., Phys.*, **21**, 1987-1991 (1953)
- [107] J.A. Burton, E.D. Kolb, W.P. Slichter and J.D. Struthers, Distribution of Solute in Crystals Grown From The Melt. Part II. Experimental, *J. Chem., Phys.*, **21**, 1991-1996 (1953)
- [108] W.R. Runyan, Growth of Large Diameter Silicon and Germanium Single Crystals, *J. Appl. Phys.*, **27**, 1562 (1956)
- [109] F.A. Trumbore, Solid Solubilities of Impurity Elements in Germanium and Silicon, *Bell Syst. Tech. J.*, **39**, 205-233 (1960)
- [110] W.G. Pfann, J.N. Hobstetter and G.S. Indig, Preventing Conductivity Fluctuations During Growth of a Semiconducting Crystal, *J. Appl. Phys.*, **29**, 1238-1240 (1958)
- [111] C.S. Fuller, J.A. Ditzenberger, N.B. Hannay and E. Buehler, Resistivity Changes in Silicon Single Crystals Induced by Heat Treatment, *Acta Metallurgica*, **3**, 97-99 (1955)
- [112] W. Kaiser, P.H. Keck and C.F. Lange, Infrared Absorption and Oxygen Content in Silicon and Germanium, *Phys. Rev.*, **101**, 1264-1268 (1956)
- [113] W. Kaiser, Electrical and Optical Properties of Heat-Treated Silicon, *Phys. Rev.*, **105**, 1751-1756 (1957)

- [114] H.R. Huff, D.W. McCormack, Jr., C. Au, T. Messina, K. Chan and R.K. Goodall, Current Status of 200 mm and 300 mm Silicon Wafers, *Jpn. J. Appl. Phys.*, **37**, 1210-1216 (1998)
- [115] W. Lin and H.R. Huff, Silicon Materials, *Handbook of Semiconductor Manufacturing Technology*, (Y. Nishi and R. Doering, editors), 35-85 (2000), Marcel Dekker, Inc., New York
- [116] H.R. Huff, H.F. Schaake, J.T. Robinson, S.C. Baber and D. Wong, Some Observations on Oxygen Precipitation/Gettering in Device Processed Czochralski Silicon, *J. Electrochem. Soc.*, **130**, 1551-1555 (1983)
- [117] J.H. Scaff, H.C. Theurer and E.E. Schumacher, P-Type and N-Type Silicon and The Formation of The Photovoltaic Barrier in Silicon Ingots, *J. Metals*, **1**, Trans. AIME **185**, 383-388 (1949)
- [118] J.H. Scaff, The Role of Metallurgy in The Technology of Electronic Materials, *Metallurgical Trans.* **1**, 561-573 (1970)
- [119] H.R. Huff, Semiconductors, Elemental—Material Properties, *Encyclopedia of Applied Physics*, **17**, 437-475 (editor: G.L. Trigg), (1996), VCH Publishers, NY
- [120] S.C. Pantelides, Crystalline Silicon, *Encyclopedia of Applied Physics*, **18**, 187-215 (editor: G.L. Trigg), (1997), VCH Publishers, NY
- [121] G.L. Pearson, J.D. Struthers and H.C. Theurer, Correlation of Geiger Counter and Hall Effect Measurements in Alloys Containing Germanium and Radioactive Antimony 124, *Phys. Rev.*, **77**, 809-813 (1950)
- [122] G.E. Moore, The Role of Fairchild in Silicon Technology in The Early Days of "Silicon Valley," *Proc. IEEE*, **86**, 53-62 (1998)
- [123] R.N. Hall, P-N Junctions Produced by Rate Growth Variation, *Phys. Rev.*, **88**, 139 (1952)
- [124] R.N. Hall, Segregation of Impurities During the Growth of Germanium and Silicon Crystals, *J. Phys. Chem.* **57**, 836-839 (1953)
- [125] R.H. Hall, Fabrication Techniques for High-Frequency Transistors, *Fortschritte Hochfrequenztechnik*, Bd. **4**, 129-155 (1961) (in English)
- [126] H.E. Bridgers and E.D. Kolb, Rate Grown Germanium Crystals for High-Frequency Transistors, *J. Appl. Phys.*, **26**, 1188-1189 (1955)
- [127] H.E. Bridgers, Formation of p-n Junctions in Semiconductors by the Variation of Crystal Growth Parameters, *J. Appl. Phys.*, **27**, 746-751 (1956)
- [128] J. O'Connor, What Can Transistors Do?, *Chem. Eng.*, **59**, 154-156 (1952)
- [129] M. Sparkes, The Junction Transistor, *Scientific American*, July, 29-32 (1952)
- [130] G.L. Pearson and B. Sawyer, Silicon P-N Junction Alloy Diode, *Proc. IRE*, **40**, 1348-1351 (1952)
- [131] G.L. Pearson and P.W. Foy, Silicon P-N Junction Diodes Prepared by The Alloying Process, *Phys. Rev.*, **87**, 190 (1952)
- [132] G.K. Teal, Some Recent Developments in Silicon and Germanium Materials and Devices, Nat'l IRE Conf., Dayton, May 10, 1954
- [133] W.A. Adcock, M.E. Jones, J.W. Thornhill and E.D. Jackson, Silicon Transistor, *Proc. IRE*, **42**, 1192, July (1954)
- [134] W.J. Pietenpol and R.S. Ohl, Characteristics of Silicon Transistors, Conference on Electron Devices, U. Michigan, Ann Arbor, June 22, 1950
- [135] M. Tanenbaum, L.B. Valdes, E. Buehler and N.B. Hannay, Silicon n-p-n Grown Junction Transistors, *J. Appl. Phys.*, **26**, 686-692 (1955)
- [136] J.E. Saby, Fused Impurity p-n-p Transistors, *Proc. IRE*, **40**, 1358-1360 (1952)
- [137] R.R. Law, C.W. Mueller, J.J. Pankove and L.O. Armstrong, A Developmental Germanium P-N-P Junction Transistor, *Proc. IRE*, **40**, 1352-1357 (1952)
- [138] R.N. Hall and W.C. Dunlap, P-N Junctions Prepared by Impurity Diffusion, *Phys. Rev.*, **80**, 467-468 (1950)
- [139] R.N. Hall, Power Rectifiers and Transistors, *Proc. IRE*, **40**, 1512-1518 (1952)
- [140] A.A. Sherperd, The Properties of Semiconductor Devices, *J. Brit. IRE*, **17**, 262-273 (1957)
- [141] J.A.L. Morton, The Present Status of Transistor Development, *Bell Syst. Tech. J.*, **XXXI**, 411-442 (1952)
- [142] A. Coblenz and H.L. Owens, Transistors: Theory and Applications, see p. 228-229 (1955), McGraw-Hill Book Company, Inc., NY
- [143] P. Balk, P.G. Burkhardt and L.V. Gregor, Orientation Dependence of Built-in Surface Charge on Thermally Oxidized Silicon, *Proc. IEEE*, **53**, 2133-2134 (1965)
- [144] J.F. Delord, D.G. Hoffman and G. Stringer, Use of MOS Capacitors in Determining The Properties of Surface States at the Si-SiO₂ Interface, *Bull. Amer. Phys. Soc.*, **10**, No.4, Abst. KF9, 546 (April 26, 1965)
- [145] Y. Miura, Effect of Orientation on Surface Charge Density at Silicon-Silicon Dioxide Interface, *Jpn. J. Appl. Phys.*, **4**, 958-961 (1965)
- [146] J.W. Tiley and R.A. Williams, Part II, Electrochemical Techniques for Fabrication of Surface-Barrier Transistors, *Proc. IRE*, **41**, 1706-1708 (1953)
- [147] A.A. Shepherd, The Properties of Semiconductor Devices, *J. Brit. IRE*, **17**, 262-273 (1957)
- [148] C.G. Thornton and J.B. Angell, Technology of Micro-Alloy Diffused Transistor, *Proc. IRE*, **46**, 1166-1176 (1958)
- [149] J.H. Scaff and H.C. Theurerer, Semiconductor Comprising Silicon and Method of Making It, U.S. Patent No. 2,567,970, filed Dec. 24, 1947, Issued Sept. 18, 1951

- [150] G.L. Pearson and C.S. Fuller, Silicon p-n Junction Power Rectifiers and Lightning Protectors, Proc. IRE, **42**, 760 (1954)
- [151] C.S. Fuller, Diffusion of Donor and Acceptor Elements into Germanium, Phys. Rev., **86**, 136-137 (1952)
- [152] C.S. Fuller and J.A. Ditzenberger, The Diffusion of Boron and Phosphorus into Silicon, J. Appl. Phys., **25**, 1439-1440 (1954)
- [153] M.B. Prince, Diffused P-N Junction Silicon Rectifiers, Bell Syst. Tech. J., **35**, 661-684 (1955)
- [154] C.A. Lee, A High-Frequency Diffused Base Germanium Transistor, Bell Syst. Tech. J., **35**, 1401-1406 (1956)
- [155] E.O. Johnson, Physical Limitations on Frequency and Power Parameters of Transistors, RCA Review, **26**, 163-177 (1965)
- [156] M. Tanenbaum and D.E. Thomas, Diffused Emitter and Base Silicon Transistors, Bell System Tech. J., **35**, 1-22 (1956)
- [157] F.M. Smits, Formation of Junction Structures by Solid-State Diffusion, Proc. IRE, **46**, 1049-1061 (1958)
- [158] J.F. Aschner, C.A. Bittman, W.F.J. Hare and J.J. Kleinach, A Double-Diffused Silicon High Frequency Transistor Produced by Oxide Masking Techniques, J. Electrochemical Soc., **106**, 1145-1147 (1959)
- [159] J.J. Sparkes, The First Decade of Transistor Development: A Personal View, J. Brit. Radio and Elec. Eng., **43**, 3-9 (1973)
- [160] P.E. Haggerty, Integrated Electronics—A Perspective, Proc. IEEE, **52**, 1400-1405 (1964)
- [161] P.E. Haggerty, Integrated Electronics and Change in the Electronics Industry, IEEE. Trans. Elect. Devices, **ED-15**, 626-630 (1968)
- [162] P.E. Haggerty, Electronics Evolution, Research Management, **12**, 317-330 (1969)
- [163] J.M. Early, P-N-I-P and N-P-I-N Junction Transistor Triodes, Bell Syst. Tech. J., **33**, 1642-1643 (1954)
- [164] J.M. Early, Effects of Space-Charge Layer Widening in Junction Transistors, Proc. IRE, **40**, 1401-1406 (1952)
- [165] J.M. Early, Out to Murray Hill to Play: An Early History of Transistors, IEEE Trans. Electron Devices, **ED-48**, 2468-2472 (2001)
- [166] G.K. Teal and H. Christensen, Method of Fabricating Germanium Bodies, U.S. Patent No. 2,692,839. Filed April, 1951; issued Oct. 26, 1954
- [167] R.C. Sangster, E.F. Maverick and M.L. Crutch, Growth of Silicon Crystals by a Vapor Phase Pyrolytic Deposition Method, J. Electrochem. Soc., **104**, 317-319 (1957)
- [168] A. Mark, Growth of Single Crystal Overgrowth on Silicon Substrate, J. Electrochem. Soc., **107**, 568-569 (1960)
- [169] H.C. Theuerer, J.J. Kleimack, H.H. Loar and H. Christensen, Epitaxial Diffused Transistors, Proc. IRE, **48**, 1642-1643 (1960)
- [170] B.T. Murphy, Monolithic Semiconductor Devices, U.S. Patent 3,237,062, Issued Feb. 22, 1966
- [171] B.T. Murphy, V.J. Glinski, P.A. Gary and R.A. Pedersen, Collector Diffusion Isolated Integrated Circuits, Proc. IEEE, **57**, 1523-1527 (1969)
- [172] B.T. Murphy, D.E. Haggan and W.W. Troutman, From Circuit Miniaturization to The Scalable IC, Proc. IEEE, **88**, 691-703 (2000)
- [173] C.T. Sah, R.N. Noyce and W. Shockley, Carrier Generation and Recombination in P-N Junctions and P-N Junction Characteristics, Proc. IRE, **45**, 1228-1243 (1957)
- [174] K. Hubner, The Four-Layer Diode in The Cradle of Silicon Valley, *Semiconductor Silicon/98*, ECS **PV 98-1**, 99-115 (1998)
- [175] K.H. Olson and T.R. Robillard, New Miniature Glass Diodes, Bell Labs. Record, **45**, 13-15 (1967)
- [176] N. Holonyak, Jr. and R.M. LeLacheur, Preliminary Discussion of The Design of Diffused Impurity Transistor, Case 38589, BTL Memorandum #55-2521-2 (July 15, 1955)
- [177] C.J. Frosch and L. Derick, The Oxidation of Silicon to Prevent Surface Erosion During High Temperature Operations, BTL Memorandum #55-113-23 (June 14, 1955)
- [178] M.M. Atalla, Semiconductor Devices Having Dielectric Coatings, U.S. Patent No 3,206,670, Issued September 14, 1965
- [179] I.M. Ross, The Foundation of the Silicon Age, Bell Labs Tech. Journal, **2**, No.4, 3-14 (1997)
- [180] R.M. Warner, Jr. and B.L. Grung, *Transistors: Fundamentals for The Integrated-Circuit Engineer*, (1983), John Wiley & Sons, see especially Chapter 1: The Origin, Development and Personality of Microelectronics, I
- [181] G.W.A. Dummer, *Electronic Inventions, 1745-1976* (1977), Pergamon Press
- [182] C.T. Sah, H. Sello and D.A. Tremere, Diffusion of Phosphorus in Silicon Dioxide Film, J. Phys. Chem. Solids, **11**, 288-298 (1959)
- [183] W.L. Brown, N-Type Surface Conductivity on P-Type Germanium, Phys. Rev., **91**, 518-527 (1953)
- [184] W.L. Brown, N-Type Surface Conductivity on P-Type Germanium, Phys. Rev., **91**, 1365-1376 (1952)
- [185] Reducing Internal Dimensions Improves Silicon Transistor Performance, Bell Labs. Record, **45**, 13-15 (1967)
- [186] M. Riordan and L. Hoddeson, The Moses of Silicon Valley, *Phys. Today*, Dec, 1997, 42-47 (1997)
- [187] J. Andrus and W.L. Bond, Photograving in Transistor Fabrication, *Transistor Technology III*, (edited by F. J. Bondi), 151-162 (1958)

- [188] J. Andrus, Fabrication of Semiconductor Devices, U.S. Patent No. 3,122,817, Filed Aug. 15, 1957, Issued Mar. 3, 1964
- [189] G.E. Moore and R.N. Noyce, Method for Fabricating Transistors, U.S. Patent No. 3,108,359, Issued Oct. 29, 1963
- [190] N. Holonyak, Jr., G. Kaminsky and M. Tannenbaum, Evaporation Fabrication of Aluminum-Silicon Diodes, BTL Memorandum #55-115-7 (Feb. 28, 1955)
- [191] J. Goldey, Evaporation and Alloying to Silicon, *Transistor Technology III*, (edited by F.J Biondi), 231-244 (1958), D. Van Nostrand Company, Inc., New York
- [192] M.P. Lepselter, Beam-Lead Technology, Bell Syst. Tech. J., **45**, 233-253 (1966)
- [193] J.A. Cunningham, Molybdenum-Gold Contact Technology, J. Electrochem. Soc., **114**, 54C (1967)
- [194] J.A. Cunningham, W.R. Gardner and S.J. Wood, Multilevel Metallization Systems For Silicon Integrated Circuits, *Ohmic Contacts to Semiconductors* (edited by B. Schwartz), 299-304 (1969), The Electrochemical Society, Inc., Pennington, NJ 08540
- [195] D. Kahng and M.M. Atalla, Silicon-Silicon Dioxide Field Induced Surface Devices, paper presented at the Solid State Research Conf., Carnegie Institute of Technology, Pittsburgh, PA, June, 1960
- [196] M.M. Attala, Semiconductor Triode, U.S. Patent No. 3,056,888, Filed Aug. 17, 1960, Issued Oct. 2, 1962
- [197] D. Kahng, Electric Field Controlled Semiconductor Device, U.S. Patent No. 3,102,230, Filed May 31, 1960, Issued Aug. 27, 1963
- [198] D. Kahng, A Historical Perspective on the Development of MOS Transistors and Related Devices, IEEE Trans. Electron Devices, **ED-23**, 655-657 (1976)
- [199] D. Khang, Silicon-Silicon Dioxide Surface Device, Technical Memorandum of Bell Laboratories, Jan. 16, 1961, 14 pages
- [200] S.R. Hofstein and F.P. Heiman, The Silicon Insulated-Gate Field-Effect Transistor, Proc. IEEE, **51**, 1190-1202 (1963)
- [201] J.T. Wallmark, Field-Effect Transistor, U.S. Patent No. 2,900,531, Filed Feb 28, 1957, Issued Aug 18, 1959
- [202] Reported by E. Antebi, The Electronic Epoch, (1982), D. Van Nostrand Company, Inc., NY
- [203] W.Shockley, A Unipolar "Field Effect" Transistor, Proc. IRE, **40**, 1365-1376 (1952)
- [204] W. Shockley, Semiconductor Translating Device, U.S. Patent No. 2,666,814, Filed April 27, 1949, Issued January 19, 1954
- [205] G.C. Dacey and I.M. Ross, Unipolar "Field-Effect" Transistor, Proc., IRE, **41**, 970-979 (1953)
- [206] K.K. Ng, *Complete Guide to Semiconductor Devices*, (1995), McGraw-Hill, NY
- [207] K.K. Ng, A Survey of Semiconductor Devices, IEEE Trans. Electron Devices, **43**, 1760-1766 (1996)
- [208] D.W. Hess and B.E. Deal, Kinetics of the Thermal Oxidation of Silicon in O₂/HCl Mixtures, J. Electrochem. Soc., **124**, 735-739 (1977)
- [209] E.A. Irene, Models for the Oxidation of Silicon, CRC Critical Reviews in Solid State and Materials Science (Ed., J.E. Greene), **14**, 175-223 (1988)
- [210] H.Z. Massoud and J.D. Plummer, Analytical Relationship for the Oxidation of Silicon in Dry Oxygen in the Thin-Film Regime, J. Appl. Phys., **62**, 3416-3423 (1987)
- [211] S.I. Raider, R.A. Gdula and J.R. Petrak, Nitrogen Reaction at a Silicon-Silicon Dioxide Interface, Appl. Phys. Lett., **27**, 150-152 (1975)
- [212] R. Williams, Properties of the Silicon-SiO₂ Interface, J. Vac. Sci. Technol. **14**, 1106-1112 (1977)
- [213] A. G. Revesz, Thermal Oxidation of Silicon: Growth Mechanism and Interface Properties, Phys. Stat. Sol., **19**, 193-202 (1967)
- [214] J.A. Amick, G.L. Schnable and J.L. Vossen, Deposition Techniques for Dielectric Films on Semiconductor Devices, J. Vac. Sci. Technol. **14**, 1053-1063 (1977)
- [215] E.H. Snow, A.S. Grove, B.E. Deal and C.T. Sah, Ion Transport Phenomena in Insulating Films, J. Appl. Phys., **36**, 1664-1673 (1965)
- [216] C.M. Osburn and H.R. Huff, MOSFET Device Scaling: A (Biased) History of Gate Stacks, ECS **PV 2002-01**, Abstract No. 366 (2002)
- [217] E. Kooi, Effects of Low Temperature Heat Treatments on The Surface Properties of Oxidized Silicon, Philips Res. Rep., **20**, 578-594 (1965)
- [218] C.T. Sah, P. Pan, N.M. Johnson, E.H. Poindexter, S.M. Goodnick, T.P. Ma, C. Y-P Chao, A.J. Chen, C. C-H Hsu, M. S-C Luo and T. Nishida, *Properties of Silicon*, see ch. 17, British IEE, May 1988, London, England
- [219] A.C. Adams, Dielectric and Polysilicon Film Deposition, *VLSI Technology*, 2nd ed. (edited by S.M. Sze), 233-271 (1988) McGraw-Hill, NY
- [220] J.V. Dalton and J. Dorbek, Structure and Sodium Migration in Silicon Nitride Films, J. Electrochem. Soc., **115**, 865-868 (1968)
- [221] D.R. Kerr, J.S. Logan, P.J. Burkhardt and W.A. Pliskin, Stabilization of SiO₂ Passivation Layers With P₂O₅, IBM J. Res. Develop., **8**, 376-384 (1964)
- [222] D.R. Kerr and D.R. Young, Method of Improving Electrical Characteristics of Semiconductor Devices and Products So Produced, U.S. Patent No. 3,303,059, Filed June 29, 1964, Issued Feb. 7, 1967

- [223] E.H. Snow and B.E. Deal, Polarization Phenomena and Other Properties of Phosphosilicate Glass Films on Silicon, *J. Electrochem. Soc.*, **113**, 263-269 (1966)
- [224] P. Balk and J.M. Eldridge, Phosphosilicate Glass Stabilization of FET Devices, *Proc. IEEE*, **57**, 1558-1563 (1969)
- [225] R.J. Kriegler, Y.C. Chang and D.R. Colton, The Effect of HCl and Cl₂ on The Thermal Oxidation of Silicon, *J. Electrochem. Soc.*, **119**, 388-392 (1971)
- [226] Y.C. Cheng, D.R. Colton and R.J. Kriegler, US Patent No 3 692 571 (1972)
- [227] R.J. Kriegler, The Uses of HCL and Cl₂ For The Preparation of Electrically Stable SiO₂, *Semiconductor Silicon/1973*, 363-373 (1973)
- [228] P.H. Robinson and F.P. Heiman, Use of HCl Gettering in Silicon Device Processing, *J. Electrochem. Soc.*, **118**, 141-143 (1971)
- [229] C.M. Osburn, Dielectric Breakdown Properties of SiO₂ Films Grown in Halogen and Hydrogen-Containing Environments, *J. Electrochem. Soc.*, **121**, 809-815 (1974)
- [230] H-N. Yu, A. Reisman, C.M. Osburn and D.L. Critchlow, 1 μm MOSFET VLSI Technology: Part I—An Overview, *IEEE Trans Electron Devices*, **ED-26**, 318-324 (1974)
- [231] G.J. Declerck, T. Hattori, G.A. May, J. Beaudouin and J.Meindl, Some Effects of “Trichloroethylene Oxidation” on the Characteristics of MOS Devices, *J. Electrochem. Soc.*, **122**, 436-439 (1976)
- [232] E.J. Janssens and G.J.Declerck, The Use of 1.1.1-Trichloroethane as an Optimized Additive to Improve the Silicon Thermal Oxidation, *J. Electrochem. Soc.*, **124**, 1696-1703 (1978)
- [233] H. Shiraki, Silicon Device Consideration on Grown-in and Process Induced Defect and Fault Annihilation, *Semiconductor Silicon/1977*, ECS **PV 77-2**, 546-558 (1977)
- [234] C.L. Claeys, E.E. Laes, G.J. Declerck and R.J. Van Overstraeten, Elimination of Stacking Faults for Charge-Coupled Device Processing, *Semiconductor Silicon/1977*, ECS **PV 77-2**, 773-782 (1977)
- [235] S.M. Hu, Anomalous Temperature Effect of Oxidation Stacking Faults in Silicon, *Appl. Phys. Lett.*, **27**, 165-167 (1975)
- [236] J. Moll, Variable Capacitance With Large Capacity Change, *WESCON Record*, Part 3, 32-36 (1959)
- [237] L.M. Terman, An Investigation of Surface States at a Silicon/Silicon Diode Interface Metal-Oxide-Silicon Diodes, *Solid-State Electron.*, **5**, 285-299 (1962)
- [238] A.S. Grove, E.H. Snow, B.E. Deal and C.T. Sah, Simple Physical Model For The Space-Charge Capacitance of Metal-Oxide-Semiconductor Structures, *J. Appl. Phys.*, **35**, 2458-2460 (1964)
- [239] K.H. Zaininger and F.P. Heiman, The C-V Technique as an Analytical Tool (Part 1 and 2), *Solid State Tech.*, No. 5, 49-56 (Part 1), May and No. 6, 46-55 (Part 2), June, (1970)
- [240] E.H. Nicollian and A. Goetzberger, MOS Conductance Technique For Measuring Surface State Parameters, *Appl. Phys. Lett.*, **7**, 216-219 (1965)
- [241] E.H. Nicollian and A.Goetzberger, The Si-SiO₂ Interface-Electrical Properties as Determined by the MIS Conductance Technique, *Bell System Tech. J.*, **46**, 1055-1133 (1967)
- [242] E.H. Nicollian and J.R. Brews, *MOS (Metal Oxide Semiconductor)Physics and Technology*, John Wiley and Sons (1982)
- [243] E.H. Nicollian, Electrically Active Defects in The Si-SiO₂ System—Present Understanding, *Semiconductor Silicon/1986*, ECS **PV 86-4**, 437-457 (1986)
- [244] A.S. Grove and D.J. Fitzgerald, Surface Effects on P-N Junctions: Characteristics of Surface Space-Charge Regions Under Non-Equilibrium Conditions, *Solid-State Elec.*, **9**, 783-806 (1966)
- [245] J.A. Appels, E. Kooi, M.M. Paffen, J.J.H. Schatorje and W.H.C.G. Verkuylen, Local Oxidation of Silicon and its Application in Semiconductor-Device Technology, *Philips Repts.*, **25**, 118-132 (1970)
- [246] E. Kooi, *The Invention of LOCOS*, (1991), IEEE Press
- [247] E. Kooi, The History of LOCOS, *Semiconductor Silicon/1998*, ECS **PV 98-1**, 200-214 (1998)
- [248] T. Park, H.S. Lee, Y.G. Shin, C.G. Hong, H.K. Kang, Y.B. Koh and M.Y. Lee, A Very Simple Trench Isolation (VSTI) Technology with Chemco-Mechanically Polished (CMP) Substrate Si, *1997 Symposium on VLSI Technology*, 121-122 (1997)
- [249] R. W. Lucky, Why Can't We Better Predict Which Technologies Will Succeed?, *Engineering Tomorrow-Today's Technology Experts Envision the Next Century*, (J. Fouje, editor), IEEE Press, 140-143 (2000)
- [250] E. Braun and S. MacDonald, *Revolution in Miniature: The History and Impact of Semiconductor Electronics*, (1978), Cambridge University Press
- [251] T.R. Reid, *The Chip: How Two Americans Invented The Microchip and Launched a Revolution*, (2001) revised edition, Simon and Schuster
- [252] M. Eckert and H. Schubert, *Crystals, Electrons Transistors: From Scholar's Study to Industrial Research*, (1986), AIP, NY
- [253] H. Queisser, *The Conquest of The Microchip*, (1988), Harvard University Press
- [254] C.L. Hogan, Reflections on The Past and Thoughts About The Future of Semiconductor Technology, *Interface Age*, March, 24-36 (1977)

- [255] S. Darlington, Semiconductor Signal Translating Device, U.S. Patent No. 2,663,806, Filed May 9, 1952, Issued Dec. 22, 1953
- [256] B. Oliver, Semiconductor Signal Translating Device, U.S. Patent No. 2,663,830, Filed Oct.22, 1952, Issued Dec. 22, 1953
- [257] G.W.A. Dummer, Electronic Components in Great Britain, Symposium on Progress in Quality Electronic Components, IRE, Washington, D.C., May, 1952, 15-19 (1952)
- [258] Solid Circuits, *Wireless World*, Nov. 516-517 (1957)
- [259] M.F. Wolff, The Genesis of the Integrated Circuit, *Spectrum*, August 1976, 45-53 (1978)
- [260] H. Johnson, Semiconductor Phase Shift Oscillator and Device, U.S. Patent No. 2,816,228, Filed May, 1953, Issued Dec. 10, 1957
- [261] G.W.A. Dummer, IC Inventors, Letter to The Editor, *IEEE Spectrum*, Dec. 22 (1976)
- [262] G.W.A. Dummer, Integrated Electronics Development in the United Kingdom and Western. Europe, Proc. IEEE, **52**, 1412-1425 (1964)
- [263] Ultramicroscopic Concepts, *Electronic Design*, April 29, 1959
- [264] W.F. Brinkman and M.R. Pinto, The Future of Solid-State Electronics, *Bell Labs Tech. Journal*, **2**, No.4, 57-75 (1997)
- [265] G.H. Schwuttke, X-Ray Topography and Defect Control in Silicon Wafer and IC Processing, *Semiconductor Silicon/1998*, ECS **PV 98-1**, 272-278 (1998)
- [266] K. Lehovec, Multiple Semiconductor Assembly, U.S. Patent No. 3, 029,366, Filed April 22, 1959, Issued April 10, 1962
- [267] K. Lehovec, Invention of p-n Junction Isolation in Integrated Circuits, *IEEE Trans Elect. Devices*, **ED-25**, 495-496 (1978)
- [268] K.E. Bean and P.S. Gleim, The Influence of Crystal Orientation on Silicon Semiconductor, Proc. IEEE, **57**, 1469-1476 (1969)
- [269] K.E. Bean and W.R. Runyan, Dielectric Isolation: Comprehensive, Current and Future, *J. Electrochem. Soc.*, **124**, 5C-12C (1977)
- [270] D.J. Bartelink and J.L. Moll, Device Physics Perspective on Novel MOS Processes, *VLSI Electronics: Microstructure Science*, **12**, (edited by N.G. Einspruch and H.R. Huff), 385-442 (1985)
- [271] P.K. Chatterjee, Device Design For VLSI Circuits, *VLSI Electronics: Microstructure Science*, **12**, (edited by N.G. Einspruch and H.R. Huff), 307-383 (1985)
- [272] C.M. Melliar-Smith, D.E. Haggan and W.W. Troutman, Key Steps to the Integrated Circuit, *Bell Labs Tech. Journal.*, **2**, No.4, 15-28 (1997)
- [273] L.M. Terman, MOSFET Memory Circuits, Proc. IEEE, **59**, 1044-1058 (1971)
- [274] D.A. Hodges, *Semiconductor Memories*, New York, NY, (1972), IEEE Press
- [275] R.E. Kerwin, D.L. Klein and J.C. Sarace, Method for Making MIS Structures, U.S. Patent No. 3,475,234, Filed Mar. 27, 1967, Issued Oct. 28, 1969
- [276] R.W. Bower and H.C. Dill, Insulated Gate Field Effect Transistors Fabricated Using the Gate as Source-Drain Mask, *IEDM*, 21-22 (1966)
- [277] R.W. Bower, H.G. Dill, K.G. Aubuchon and S.A. Thompson, MOS Field-Effect Transistors Formed by Gate Masked Ion Implantation, *IEEE Trans Electron Dev.*, **ED-15**, 757-761 (1968)
- [278] H.G. Dill, Insulated Gate Field-Effect Transistor, U.S. Patent No. 3,544,399, Filed Oct. 26, 1966, Issued Dec. 1, 1970
- [279] L.L. Vadasz, A.S. Grove, T.A. Rowe and G.E. Moore, Silicon Gate Technology, *IEEE Spectrum*, **6**, No. 10, 28-35 (1969)
- [280] H.J. Geipel, N. Hsieh, M.H. Ishaq, C.W. Koburger and F.R. White, Composite Silicide Gate Electrodes – Interconnections for VLSI Device Technologies, *IEEE Trans. Electron Dev.*, **ED-27**, 1417-1424 (1980)
- [281] F.P. Heiman, Integrated Insulation-Gate Field-Effect Transistor Circuit on a Single Substrate Employing Substrate-Electrode Bias, U.S. Patent No. 3,233,123, Filed Feb. 14, 1963, Issued Feb. 1, 1966
- [282] P. Richman, *MOS Field-Effect Transistors and Integrated Circuits*, (1973), Wiley-Interscience
- [283] S.R. Hofstein and F.P. Heiman, The Silicon Insulated-Gate Field-Effect Transistor, Proc. IEEE, **51**, 1190-1202 (1963)
- [284] F.M. Wanlass and C.T. Sah, Nanowatt Logic Using Field-Effect Metal-Oxide Semiconductor Triodes (MOSTs), *Tech. Digest IEEE 1963 Int. Solid State Circuit Conf.*, Philadelphia, PA, Feb. 20, 1963, pg. 32-33
- [285] F.M. Wanlass, Low Stand-By Power Complementary Field Effect Circuitry, U.S. Patent No. 3, 356,858, Filed June 18,1963, Issued Dec. 5, 1967
- [286] E.R. Hnatek, *A User's Handbook of Integrated Circuits*, (1973), John Wiley and Sons, New York
- [287] M.J. Riezenman, Wanlass's CMOS Circuit, *IEEE Spectrum*, May, 44 (1991)
- [288] J.Y. Chen, *CMOS Devices and Technology for VLSI*, (1990), Prentice-Hall, Englewood Cliffs, NJ
- [289] R.R. Troutman, *Latchup in CMOS Technology: The Problem and Its Cure*, (1986), Kluwer Academic Publishers, Boston
- [290] J.E. Hall, Latchup, *VLSI Electronics:Microstructure Science*, **18**, 277-303 (edited by N.G. Einspruch and G. Sh. Gildenblat), (1989), Academic Press, Fl
- [291] R.K. Bassett, *To The Digital Age*, (2002), The Johns Hopkins University Press
- [292] G. Sideris, The Intel 1103: The MOS Memory That Defied Cores, *Electronics*, April 26, 108-113 (1973)

- [293] L. Cohen, R. Green, K. Smith and J.L. Seely, Single-Transistor Cell Makes Room For More Memory on an MOS Chip, *Electronics*, August 2, 69-75 (1971)
- [294] C. Kuo, N. Kitagawa, E. Ward and P. Drayer, Sense Amplifier Design is Key to 1-Transistor Cell in 4,096-bit RAM, *Electronics*, September 13, 116-121 (1973)
- [295] C.N. Berglund, Integrated Circuit Technologies For The 1980's: MOS Processing, *U. of California Continuing Education in Engineering Series*, Feb. 3, 1981
- [296] V.L. Rideout, One-Device Cells For Dynamic Random-Access Memories: A Tutorial, *Trans. Electron Devices*, **ED-26**, 839-852 (1979)
- [297] A.K. Sharma, *Semiconductor Memories: Technology, Testing, and Reliability*, (1997) IEEE Press, NY
- [298] D. Rose, The Future of 200 mm Wafers, *SEMI-JEIDA Joint Technical Symposium: What's Ahead for 200 mm Wafers - 1993*, July 22, 1993, SEMI Proceedings, San Francisco
- [299] P.K. Chatterjee, G.W. Taylor, R.L. Easley, H.-S. Fu and A.F. Tasch, Jr, A Survey of High-Density Dynamic RAM Cell Concepts, *IEEE Trans. Electron Devices*, **ED-26**, 827-839 (1979)
- [300] W. Richardson, G. Pollack, D. Bordelon, A. Shah, S. Malhi, H. Shichijo, S. Banerjee, M. Elahy, R. Womack, C. Wang, J. Gallia, H. Davis and P. Chatterjee, A Trench Transistor Cross-Point DRAM Cell, *IEDM*, 714-717 (1985)
- [301] S.K. Banerjee and P.K. Chatterjee, Characterization of Trench Transistors For 3-D Memories, *1986 VLSI Technology Symposium*, 79-80 (1986)
- [302] E. Takeda, Overview of ULSI Trends in Japan, *Semiconductor Silicon/1994*, ECS PV **94-10**, 20-36 (1994)
- [303] K. Itoh, H. Sunami, K. Nakazato and M. Horiguchi, Pathways to DRAM Design and Technology For The 21st Century, *Semiconductor Silicon/1998*, ECS PV **98-1**, 350-367 (1998)
- [304] F. Robertson and A. Allan, 300 mm Conversion Timing, *Future Fab International*, Issue 3, **1**, 27-33 (1997)
- [305] J.T. Clemens, Silicon Microelectronics Technology, *Bell Labs Tech. Journal.*, **2**, No.4, 76-102 (1997)
- [306] P.E. Ross, Moore's Second Law, *Forbes*, **157**, No. 6, 116-117, March 25, 1995
- [307] J.R. Brews, W. Fichtner, E.H. Nicollian and S.M. Sze, Generalized Guide for MOSFET Miniaturization, *IEEE Electron Dev. Lett.*, **EDL-1**, 2-4 (1980)
- [308] S-H. Lo, D.A. Buchanan and Y. Taur, Modeling and Characterization of of Quantization, Polysilicon Depletion and Direct Tunneling Effects in MOSFETs With Ultrathin Oxides, *IBM J. Res. Develop.*, **43**, 327-337 (1999)
- [309] D.J. Frank, R.H. Dennard, E. Nowak, P.M. Solomon, Y. Taur and H-S Philip Wong, Device Scaling Limits of Si MOSFETs and Their Application Dependencies, *Proc. IEEE*, **89**, 259-288 (2001)
- [310] K.J. Hubbard and D.G. Schlom, Thermodynamic Stability of Binary Oxides in Contact with Silicon, *J. Mater. Res.*, **11**, 2757-2776 (1996)
- [311] A. I. Kingon, J.-P. Maria and S.K. Streiffer, Alternative Dielectrics to Silicon Dioxide for Memory and Logic Devices, *Nature*, **406**, 1032-1038 (2000)
- [312] M. Tuominen, T. Kannaianen and Haukka, High-k Oxides by Atomic Layer Chemical Vapour Deposition, *ECS PV 2000-9*, 271-282 (2000)
- [313] G.D. Wilk, R.M. Wallace and J.M. Anthony, High-k Gate Dielectrics: Current Status and Materials Properties Considerations, *J. Appl. Phys.*, **89**, 5243-5275 (2001)
- [314] H.R. Huff, A. Agarwal, Y. Kim, L. Perrymore, D. Riley, J. Barnett, C. Sparks, M. Freiler, G. Gebara, B. Bowers, P.J. Chen, P. Lysaght, B. Nguyen, J.E. Lim, S. Lim, G. Bersuker, P. Zeitzoff, G.A. Brown, C. Young, B. Foran, F. Shaapur, A. Hou, C. Lim, H. AlShareef, S. Borthakur, D.J. Derro, R. Bergmann, L.A. Larson, M.I. Gardner, J. Gutt, R.W. Murto, K. Torres and M.D. Jackson, Integration of High-K Gate Stack Systems Into Planar CMOS Process Flows, *International Workshop on Gate Insulator (IWGI 2001)*, 2-11 (2001)
- [315] H.R. Huff, A. Hou, C. Lim, Y. Kim, J. Barnett, G. Bersuker, G.A. Brown, C.D. Young, P.M. Zeitzoff, J. Gutt, P. Lysaght, M.I. Gardner and R.W. Murto, Integration of High-K Gate Stacks Into Planar, Scaled CMOS Integrated Circuits, (presented at the *Conference on Nano and Giga Challenges in Microelectronics (2002)*, Moscow, September 10-13, 2002 and submitted for publication in the Conference Proceedings)
- [316] A. Tasch, Jr., Modeling of Carrier Transport and Quantum Mechanical Effect in MOS Inversion and Accumulation Layers, *ECS PV 97-3*, 3-13 (1997)
- [317] H.R. Huff, G.A. Brown, L.A. Larson and R.W. Murto, Sub-100 nm Gate Stack/Ultrashallow Junction Integration Challenges, *ECS PV 2001-9*, 263-296 (2001)
- [318] J.M. Hergenrother, S-H Oh, T. Nigam, D. Monroe, F.P. Klemens, A. Kornblit, F.H. Baumann, J.L. Grazul, R.W. Johnson, C.A. King and R.N. Kleiman, The Vertical Replacement-Gate (VRG) MOSFET: A High-Performance Vertical MOSFET with Lithography-Independent Critical Dimensions, *ECS PV 2001-9*, 381-392 (2001)
- [319] N. Lindert, L. Chang, Y.-K. Choi, E.H. Anderson, W.-C. Lee, T.-J. King, J. Bokor and C. Hu, Sub-60-nm Quasi-Planar FinFETs Fabricated Using a Simplified Process, *IEEE Electron Dev. Lett.*, **22**, 487-489 (2001)

- [320] G. Timp, F. Baumann, J. Bude, K.K. Bourdelle, M. Green, J. Grazul, A. Gehetti, G. Forsyth, R. Kleiman, F. Klemens, A. Kornblit, J. Lyding, W. Mansfield, D. Muller, T. Sorsch, D. Tennant, W. Timp, R. Tung and J. Yu, The Nano-Transistor, ECS **PV 2001-19**, 55-69 (2001)
- [321] R.W. Keyes, Fundamental Limits of Silicon Technology, Proc. IEEE, **89**, 227-239 (2001)
- [322] J.D. Plummer and P.B. Griffin, Material and Process Limits in Silicon VLSI Technology, Proc. IEEE, **89**, 240-258 (2001)
- [323] R. Isaac, Beyond Silicon... and Back Again, *IEEE Spectrum*, **34**, No. 1, 58 (1997)